# AWS Trainium Frontier competition: Co-design models and kernels on purpose-built AI chips

[Amazon](https://yomu.fyi/company/amazon) · Louise Ping, John Gray, Emily Webber, Josh Longenecker · Aug 10, 2026

**Type:** Announcement

## Summary

Modern language model architectures evolved around specific hardware constraints, but AWS Trainium chips alter memory and compute dynamics through on-chip SBUF memory, systolic matrix multiplication, and explicit DMA control. The AWS Trainium Frontier competition invites teams to train language models from scratch under strict wall-clock time constraints to uncover optimal architectures and custom kernels for Trainium silicon. Participants start from a fifty-million-parameter dense baseline and can modify everything from the model architecture and optimizer to custom Neuron Kernel Interface routines. Phase 1 evaluates thirty-minute single-chip training runs by validation bits-per-byte, while Phase 2 grants four-hour multi-chip server access to evaluate both training efficiency and reasoning on the CORE benchmark. Top finalists will present their findings at NeurIPS 2026, compete for cash prizes, and co-publish research with Annapurna Labs.

## Context

Modern LLM architectures co-evolved within a single hardware family, shaped by warp sizes, tensor core geometries, and memory hierarchies. Purpose-built accelerators like AWS Trainium offer different hardware primitives—such as increased on-chip SRAM, explicit DMA control, and energy-efficient systolic matrix multiplication—shifting bottleneck profiles and requiring new empirical research to identify optimal model architectures and kernels.

## Approach / What changed

AWS launched the Trainium Frontier competition where participants optimize language model architectures, training loops, optimizers, and custom NKI kernels starting from a ~50M parameter baseline. Phase 1 provides a 30-minute training budget on a single Trainium2 chip scored by validation bits-per-byte, and Phase 2 grants top teams 4 hours on a full Trainium2 server scored on both validation loss and the CORE evaluation benchmark.

## Takeaways

- Trainium features distinct architectural primitives like on-chip SBUF scratchpad memory, TensorEngine tiling, and explicit DMA control that shift standard compute-versus-memory bottlenecks.
- The competition utilizes a fixed wall-clock time constraint rather than a parameter cap, forcing trade-offs between model capacity and raw training throughput.
- Phase 2 evaluates top teams on full Trainium2 servers using a 50/50 composite score of validation bits-per-byte and downstream reasoning on the CORE benchmark.

**Tags:** [Architecture](https://yomu.fyi/topic/architecture), [AWS](https://yomu.fyi/topic/aws), [LLMs](https://yomu.fyi/topic/llm), [Machine Learning](https://yomu.fyi/topic/machine-learning), [Performance](https://yomu.fyi/topic/performance)

[Read original post](https://www.amazon.science/news/aws-trainium-frontier-competition-co-design-models-and-kernels-on-purpose-built-ai-chips)